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High resolution and high speed digital-to-analog Converters are important building 
blocks in many telecommunications and digital signal processing circuits. To achieve high 
accuracy, thermometer-coded structures are almost always used either as a whole or part of a 
segmented architecture. However, the design of a binary-to-thermometer decoder at high 
resolutions to achieve high decoding speed is non-trivial and is often the bottleneck in the 
system. The advantages of having more thermometer-coded bits in the architecture are high 
linearity performance, relaxed matching requirements and higher yield. However, large 
binary-to-thermometer decoder usually takes a lot of area and suffers in decoding speed. 
Some practical ways to reduce both the time delay and the digital logic involve with the large 
decoders are discussed. A 10-bit digital-to-analog converter was designed and fabricated 





Digital-to-analog converters are crucial components in many communication and 
signal processing systems. The data converter design often the limits the performance of 
these systems. As semiconductor fabrication process technology continues to advance 
according to Moore's Law, the shrinking feature sizes of CMOS devices offers potential for a 
reduction in the size of a integrated circuits along with improvements in performance 
However, in data converter design, where matching characteristics of components is a major 
concern, designers have realized few benefits, if any, from the continuing shrinking feature 
sizes. 
0.1 
Figure 1.1 -Moore's Law on feature sizes (source: Intel) 
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As will be discussed later, the decoding method used in data converters usually plays 
a key role in the performance of such systems. Thermometer decoding, which provides 
favorable differential nonlinearity performance, is almost always employed for the MSB 
blocks in high resolution, high speed systems. Being digital in nature, the decoder part of a 
data converter can exploit the benefits of shrinking feature sizes. A better design of the 
decoder, even at the expense of a larger number of gates, could allow the designer to use 
more thermometer-coded bits in the DAC and thus relax the matching requirements in the 
analog part of the circuit. Performance improvements could also be obtained by designing a 
thermometer-coded decoder in a way so will allow a reduction in the total gate count. 
Thesis Organization 
An overview of popular digital-to-analog architectures and their relative advantages 
and disadvantages is presented in Chapter 2. In Chapter 3, the relative performances of three 
different decoding schemes are discussed. Methods of optimizing the thermometer decoder 
are discussed in Chapter 4. Included in this discussion is a new multi-segmented linear-step 
decoding scheme. To demonstrate the functionality of the multi-segmented linear-step 
decoding scheme, a 10-bit prototype DAC using multi-segmented linear-step decoding logic 
was fabricated and tested. Design details and experimental results for this prototype DAC are 
discussed in Chapter 5. 
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CHAPTER2 
DIGITAL-TO-ANALOG CONVERTER ARCHITECTURES 
Overview 
There are several different topologies that are used by designers to realize digital-to-
analog converters (DAC). DACs can generally be classified into four main classes; voltage 
division, current steering, charge redistribution and hybrid topologies. Each class offers both 
advantages and disadvantages. Invariably tradeoffs from one class to another are made in 
terms of monotonicity, digital decoder circuit, and speed requirements. This chapter briefly 
discusses the various topologies and describes the pros and cons of each. 
Voltage Division Architectures 
Resistor Ladder DACs 
Resistor ladder DACs employ a string of equally sized resistors, [1]. Figure 2.1 shows 
a typical resistor ladder network configured into a resistor ladder DAC. The output buffer is 
optional. Typically an, n-bit architecture requires 2n resistors connected in series between 
+ Vref and - Vref. A tap point is selected based on the digital input code, Bin· A tree-like 
switch network is often used as an analog MUX for selecting the desired tap voltage. The 
switch network is normally implemented by using a single n-channel CMOS transistor or by 
using transmission gates individually made up of a p-channel device and an n-channel 
device. 
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One major advantage of the resistor ladder architecture is its simplicity. The tree-like 
decoding circuitry is quite simple. The analog output levels at the input to the buffer are 
inherently monotonic and this monotonicity is generally maintained at the output of the 
butter even when the offset voltage of the buffer is considered [2]. However, there are some 
drawbacks in the design shown in Figure 2.1. First, the delay in the switch network limits the 
conversion speed. This issue can be partially resolved by using a binary to thermometer 
decoder as shown in Figure 2.2. By using such a simple decoder, the delay in the switch 
network can be greatly reduced but additional area may be required for the decoder circuit 










Figure 2.1 -Resistor Ladder DAC 
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Another disadvantage of the resistor ladder DAC is the component count. For 'n' bit 
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Figure 2.2 - Resistor Ladder DAC with Decoder Circuit 
Folded Resistor-string DACs 
In order to address the requirement for a large decoder circuit, the authors in [3] 
proposed a folded resistor string topology as shown in Figure 2.3. In this approach, a 
decoding network which is very similar to that employed in random access memories is used. 
The most significant bits of the digital input code are used to select a single row in the 
structure and the least significant bits are used to select a single column. 
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The major advantages of this architecture are the reduced capacitive loading and the 
amount of digital decoding required. In the structure shown in Figure 2.2, a total of 2n 
transistors junctions are connected together resulting in a large capacitive load. On the 
contrary, only 2 ·fr transistors are connected to the output bus, making this topology more 
suitable for higher speed applications. 
aiJput Buffer 
Figure 2.3 - A 4-bit folded resistor-string converter 
Multiple Resistor-string DACs 
A multiple resistor-string architecture, such as that used in [4], reduces the number 
of components required. In this topology, two resistor strings are used. A buffer is often used 
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with this approach to keep the second resistor string from loading the first. . The second 
strong provides an interpolation between two adjacent nodes in the first resistor string as 
shown in Figure 2.4. 
+Vr.if Top Intermediate Buffer 






Bottom lntermedinte Buffer 
Figure 2.4 - Multiple Resistor-string DAC 
In this type of data converter, the MSB bits determine which two adjacent nodes of 
the first resistor string should be connected to the buffers inputs. The LSB bits are then 
utilized to interpolate between the resistors in the second string where the output is 
determined. In the structure shown, some extra logic is required in the interpolator stage as 
the high and low voltages switch between top and bottom buffers. This approach needs only 
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2 x 2nf2 resistors and hence greatly reduces the number of component required. This topology 
is attractive for high resolution architectures. The matching requirement on the resistors in 
the second string is greatly reduced as well since it is used to decode the LSB bits. The 
limitations of this approach lies with the buffers. For high speed applications, they must be 
fast, they must have low noise, and they must have matched offset voltages which are not 
dependent on the input voltages. The design of the buffers becomes non-trivial when using 
this architecture to design high resolution DACs that operate at high speed architectures. 
Current Steering Architectures 
Just like the voltage division architecture, the current steering DAC operates by 
steering or dividing a reference current and selecting among certain current outputs. As 
shown in Figure 2.5, a reference current source is replicated in each current cell of the DAC, 
and each cell is switched on or off based on the input code. The weight 'ik ', 
where f k = 2" - I, on each cell can be varied according to the decoded signal 'd' used. The 
k=l 
area requirement of the cells for matching and monotonicity depends on the weight 
difference of the current cells. For example, the thermometer coded decoding with for all 
current cells will guarantee monotonicity for some switching sequences. The decoding 
schemes and the advantages associated with current steering architectures are discussed in 
Chapter 3. 
The major advantage of current steering architectures is the speed, [5]. As no output 
buffer which has limited bandwidth in the operational amplifier is required, the speed of a 
current steering DAC is dominated by the speed of the decoder circuits and the settling time 
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of the output switches. The main limitation with the current steering architectures is the 
glitches which occur when switching between different signals, [2]. The magnitude of the 
glitch depends on the weight difference between the current cells. 
~.I"' 
Figure 2.5 - Current Steering DAC Architecture 
Charge Redistribution Architecture 
Another popular type of DAC is the charge distribution architecture [6] shown in 
Figure 2.6. The bottom plates of the capacitors are all connected either to the ground or to 
Vref, injecting charge of Q = ik · Cnom · V,.ef to the output node. As discussed previously in 
current division architecture, the size of individual capacitors depends on the decoder logic 
being employed. 
The circuit shown in Figure 2.6 operates in two stages. During clock phase ¢,, the 
selected capacitors are connected to V,ef and being charged up. In the mean time, in the 
output circuit, the feedback capacitor is being discharged and compensation capacitor ccom is 
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being charged to negative of input offset of the amplifier. In phase </>i , the cumulative charges 
on the capacitor network are transferred on to the feedback capacitor. Also, the input offset 
stored on the compensation capacitor is subtracted from the output voltage. Clearly, the 
timing and control logic for charge sharing digital-to-analog converters is significantly more 
complex than that of resistor-ladder topologies. They also suffer from the same mismatch 
problems (both linear gradient and random mismatches occur) as resistor-string DACs, and 




Figure 2.6 - Charge Redistribution DAC with Offset Cancellation 
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Hybrid Architectures 
Hybrid DA Cs comprise of the combination of the architectures described in previous 
sections at different portions of the DAC, [2] and [6]. The hybrid approach is very popular as 
it, if properly designed, combines the advantages of different architectures. The most popular 
hybrid architecture is the combination of a binary-weighted architecture and a thermometer-
coded architecture. As this thesis's focus is on the advantages of decoding schemes and 
segmentation, the details of the advantages of the hybrid or segmented architectures will be 
discussed more in depth in the following chapter. 
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CHAPTER3 
DECODING SCHEMES AND THEIR RELATIVE PERFORMANCE 
Overview 
In general, three decoding schemes are used resulting in three DAC architectures: 
binary-weighted, thermometer-coded, and segmented DACs. Decoding schemes have a 
significant effect on both static and dynamic performance. 
Binary-weighted Architectures 
As no decoding logic is required, a binary-weighted DAC has higher conversion 
speed, offers simplicity in routing and has low power consumption. However, this structure 
has major drawbacks on both static and dynamic performance. These drawbacks are all 
associated with major transitions of the DAC and the severity of the problem is proportional 
to the weight of the bit. The worst case occurs at the middle-code transition when the MSB 
current source of the binary-weighted array is being turned on and all the other current 
sources are being turned off. Therefore, this architecture is not guaranteed to be monotonic 
and may result in large DNL error. 
Figure 3 .1 - A Binary-weighted Current Steering DAC 
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Thermometer-coded Architectures 
In thermometer decoding, a digital decoder is required to convert the binary input 
values to a thermometer-coded equivalent. In thermometer coding, one more output on the 
decoder is selected for every increase in the binary input code. Therefore, advantages of 
thermometer-coded based architectures are that they offer guaranteed monotonic outputs, low 
DNL errors and reduced glitch noise. The major draw back of thermometer-code based 
architectures is that it requires a decoder which draws extra power and takes additional area 
to implement. To represent 2n different digital values, the thermometer code requires 2n-1 
levels. Therefore, for higher n values, the decoding logic can introduce large decoding delay 
and could take a lot of real estate on silicon. Also, for high speed DAC design, the decoder 
design is not trivial. 
Figure 3.2-A Thermometer-coded Current Steering DAC (Decoder not shown) 
Segmented Architectures 
The widely used segmented DACs utilize the advantages of binary-weighted and 
thermometer-coded architectures. Generally, certain number of most significant bits is 
implemented in thermometer-coded architecture and the rest of the least significant bits are 
realized in binary-weighted fashion. In doing so, the low DNL of thermometer-coded 
14 
architecture can be exploited to achieve better overall DNL performance while reducing the 
decoder logic and area by using binary-weighted architecture in places where the overall 
DNL is least affected. 
DNL Performance of Decoding Schemes 
For the current steering DACs shown in Figure 3.1 and 3.2, we can express the 
current of the LSB when there is only random mismatch and if the gradient and finite output 
impedance effects are neglected as, 
j = 1,2,3, ... ,2n -1 (3.1) 
where 'n' is the resolution of the DAC and Ej is the error at the t current source. DNL at the 
digital input code D can be expressed as [7], 
where 




which is the average current and N = 2n - 1. 
(3.2) 
(3.3) 
In addition to the matching characteristics of the components, the DNL performance 
of the system depends on the decoding method employed. In a binary decoded architecture, 
the maximum DNL error occurs at mid code transition when the MSB current source of the 
binary-weighted array needs to match the sum of all the other current sources. Therefore, by 
using (3.1) and (3.2), we can calculate DNL at this point as, 
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If the mismatches between the unit current sources are random and uncorrelated, and 
each current source has the same relative standard deviation cr, then the standard deviation of 
DNL at this transition is approximately equal to, 
if N' = 2n then 
' 
For a thermometer decoded architecture, 




The standard deviation in this case is approximately equal to, 
(} DNL (midcode) = (} · 
(3.4) 
However, in a segmented architectures, where lower 'nl' bits are realized in binary-
weighted structures and upper 'n2' bits are decoded in thermometer-coded segments and n2 
+ nl is the total resolution 'n' bits of the overall architecture, the overall DNL of the n2 + nl 
segmented DAC can be expressed as, 
1 
max( (J DNL) segmented = (J ( nl + 1) - ---
( nl + 1) 
(3.6) 
By using (3.4), (3.5) and (3.6) we can calculate the worst case DNL for the different 
decoding schemes in terms of number of bits, which is shown in Figure 3.3. In segmented 
DAC case, the nl is the number bits in the binary-weighted lower bits. 
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Yields for Different Decoding Schemes 
In designing a DAC, it is crucial to consider the INL and DNL yields. Considering 
the same current steering DAC shown in Figure 3.1, random mismatches in the components 
will also affect the INL and DNL yields, [16]. The INL or DNL yield can be determined as 
the percentage of total DACs which meet or exceed the specific INL or DNL level. It can be 
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Figure 3.3 - Comparison between DNL performances of different number of bits in binary-
weighted and thermometer-coded architectures 
To meet a specific DNL or INL performance, for example ±A LSB, the magnitude of 
the INL or DNL at any given digital code must not be larger than A LSB. The INL or DNL 
yield, for a normalized DAC, can be described as, 
</J(n,A) = PjINL(D)j ~ A,D = 1,2, ... ,N -1 
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A A 
= f. .. f!mL(XpX2,···,xN-l)dxldx2 ... dxN-l 
-A -A 
(3.7) 
If the relative standard deviation of each unit current source is cr, the INL (or DNL) 





The above expression shows the relationship between the minimum required standard 
deviation of unit current sources (cr), the bits of resolution (n), the INL (or DNL) 
specification (A) and the corresponding yield (Y). 
When n is large and cr is small, it is shown in [7] that the minimum required standard 
deviation of the unit current sources can be expressed as, 
(3.9) 
Z(Y) is dependent only on yield requirement and is determined for several number of bits 
with A=0.5 using Monte Carlos simulation in [7] as shown in Figure 3.4 and 3.5. 
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Figure 3.4-Z(Y) INL yield for thermometer-coded DACs 
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As the INL and DNL yields for the thermometer-coded DACs are the same, and the 
INL yield for binary-weighted DACs are equivalent to that of thermometer-coded ones, we 
will use Figure 3.4 to calculate DNL and INL requirement for thermometer-coded DACs and 
INL requirements for binary-weighted DACs. The DNL yield for binary-weighted DA Cs will 
be calculated using Figure 3.5. 
H!O 
-......'" I I -











Figure 3.5 - Z(Y) DNL yield for binary-weighted DACs 
Using (3.9), we can determine the minimum a requirement of 'n' bit architecture for 
specific yield level. For fully thermometer-coded n bit architecture with DNL yield of 99% 
and DNL of ±0.5 LSB, for example, the minimum a required is 10.6%. We will use this a as 
the base to calculate the yield of different number of bits with different architectures for DNL 
of ±0.5 LSB. Figure 3.6 shows comparison among the yields of different resolutions of 
binary-weighted, thermometer-coded and segmented DACs. The yield in terms of the 
number of bits in lower binary-weighted LSB bits is showed for segmented DACs. 
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Digital and Analog Area Requirements for Different Coding Schemes 
As we observed in Figure 3.6, the yield is greatly affected in the binary-weighted and 
segmented architecture for a given cr requirement. However, we can improve the yield for 
both types of architectures by reducing the cr requirement. As the cr of a current source is 
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Figure 3.6 - DNL (Yield) for different coding schemes 
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Again, we will use the area of a fully thermometer-coded DAC with a DNL yield of 
99% and DNL of ±0.5 LSB as the base unit area. Then, we calculated the area necessary to 
21 
get the same performance and yield for binary and segmented structures. Figure 3. 7 shows 
the results of the calculations. 
Also, in both segmented and thermometer-coded architectures, the complexity and the 
area of the digital logic for different number of bits increase exponentially. Figure 3.8 shows 
the relative complexity of thermometer-coded decoder normalized over the logic for binary-
weighted structure of same resolution and the segmented decoder normalized over the logic 
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Figure 3.7 -Area requirements for binary and segmented architectures 
Conclusion 
It can be clearly seen that all the decoding schemes have both advantages and 
disadvantages in terms of DNL and yield performance. The DNL and yield performance of 
thermometer-coded structure is excellent compare to other architectures but the logic 
requirement can get very complex at high resolution DACs. Therefore, the popularity of 
22 
segmented architectures in the literature can be justified due to the overall DNL and yield 
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OPTIMIZATIONS TECHNIQUES FOR DECODING LOGIC 
Overview 
As discussed in the previous chapter, segmentation can offer benefits in terms of 
DNL and yield performance of a DAC. However, for high resolution designs, the 
segmentation of a large number of the MSBs is required to achieve low DNL and to 
minimize the current source area while maintaining a desired yield level. In this case, the 
complexity in the decoding logic becomes a major drawback in this type of architecture. This 
generally results in longer delays in the digital decoder and this, in turn, adversely affects the 
speed and induces a large amount of silicon real estate for the logic circuit. There have been 
efforts to relax the complexity and the size of the digital decoder logic and several of them 
will be discussed in this chapter. 
Row/Column Decoding Logic 
In [8] and [9], the decoder for the MSB thermometer-coded structure is divided into a 
row and a column decoder so that the logic in the decoder is greatly reduced. In this 
approach, a small and simple logic circuit at an individual current source decides whether the 
current source has to be turned on or not based upon signals generated from the row and 
column decoders. The overall block diagram of the decoding logic for a row/column decoder 
is shown in Figure 4.1. 
The decoding logic is implemented in two steps. The digital inputs are first decoded 
into thermometer-coded signals used to drive the row and column lines. Then the logic 
24 
circuit in each individual cell determines whether to turn the current source at a given 
position on or off at the corresponding row and column position. In doing so, the decoding 
logic is substantially simplified resulting in lower real estate on silicon and faster decoding 
speed. There is a modest overhead in terms of routing the extra row and column signals into 
the cell matrix and in including the simple cell-level logic. However, in today's standard 
processes which include multiple layers of metal with the ability to stack vias on top of each 
other, the routing overhead is minimal. 
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Figure 4.1 - Row/Column Segmentation Implementation 
This technique is attractive for both fully thermometer-coded structures and 
segmented architectures where the boundary of segmentation can be adjusted to include more 
thermometer-coded LSB bits. By doing so, the area requirement for obtaining a given DNL 
yield can be reduced.. However, this row/column two dimensional decoder still requires 
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considerable decoding logic circuitry when used for a very high speed DACs with more than 
10 bits ofresolution in the thermometer-coded part of the structure [10]. This decoding logic 
requirement creates a bottle neck for high-speed high-resolution applications. 
Nested Row/Column Decoding Logic 
In order to further capitalize on the advantage of the "two-dimensional" row/column 
decoder concept, we propose to extend the idea and implement a multi-dimensional nested 
row/column decoding strategy to achieve high speed decoding at high resolution. A similar 
idea has been realized in [10], but the design was more geared towards the combination of 
several blocks of logic proposed in [9]. The nested row/column decoding could make it 
possible for the designer to implement fully thermometer-coded architectures at high 
resolution and high speed or segmented structures with enough thermometer-coded bits to 
obtain good DNL yield at high resolution levels. 
The multi-dimension nested row/column decoding logic proposed consists of multiple 
levels of matrix decomposition based on row/column logic. In what follows I will describe 
only two-level nesting. The first stage in a two-level nested decoder consists of matrices of 
current cells controlled by a single common row/column decoder which is similar to the 
structure shown in Figure 4.1. The second stage is comprised of a single matrix comprised of 
the first stage matrices. The second state is controlled by a separate row/column decoder. 
The top level block diagram of a 12-bit design is shown in Figure 4.2. 
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3 UFH Bi.nmy Bits 
3-to-8 Second Stage Column Decoder 
Decoded Signals from Second Stage Column Decoder 
3 USH Bin my Bits 
Figure 4.2 -Top level block diagram of nested row/column decoding logic architecture 
The decoder logic is implemented as follows. The binary input bits are divided into 
two halves: the first-half binary bits (FH) comprised of the LSB bits and second-half binary 
bits (SH) comprised of the MSB bits. The first half binary bits are then divided further into 
two groups: lower first-half binary bits (LFH) and the upper first-half binary bits (UFH). The 
LFH and UFH bits are used to control the selection of current cells in a single matrix. The 
second-half binary bits are also divided into two groups: the lower second-half binary bits 
(LSH) and the upper second-half binary bits (USH). The LSH and USH bits are used to 
decide which matrices need to be turned on. 
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X =Next UFH bit, Y = Current UFH bit, Z = Current LFH bit 
P =Next USH bit, Q =Next LSH bit 
Figure 4.3 - Current Cell with Decoder Logic Circuit 
All four control signals, LFH, UFH, LSH and USH, are decoded usmg 3-to-8 
decoders with the standard truth table shown in Table 4.1. All decoded signals are feed into 
every single current cell in the matrix. The decoder logic circuit at the current cell then 
decides whether to turn on or off the corresponding current source based upon these signals. 
The logic can be partitioned into two parts: one at the matrix level and the other at the current 
cell level. At the matrix level, the decoded LSH and USH signals are used to differentiate 
matrices into 3 different types. They are: (1) matrices where all current cells in them are 
turned on, (2) matrices where all current cells in them are turned off, and (3) a single matrix 
where current cells are turned on or off based on cell level logic. 
As shown in Figure 4.3, when either the next column or next row signal is logic high, 
all of the cells in the current matrix are set to turn on. If both the next column and next row 
signals are logic low, the cells in the matrix are turned on according to logic from the cell 
level decoder. If both of the cases are false, all of the current cells in the matrix are turned 
off. In the cell level logic, the same decoder circuit proposed in [8] is used. 
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Binary Input 3-to-8 Decoder Output 
0 0 0 0 0 0 0 0 0 0 1 
0 0 1 0 0 0 0 0 0 1 1 
0 1 0 0 0 0 0 0 1 1 1 
0 1 1 000011 1 1 
1 0 0 0 0 0 1 1 1 1 1 
1 0 1 0 0 1 1 1 1 1 1 
1 1 0 0 1 1 1 1 1 1 1 
1 1 1 1 1 1 1 1 1 1 1 
Table 4.1 - 3-to-8 Decoder Logic 
The nested row/column decoding logic offers two advantages: first, it can be used to 
move the boundary of segmentation to more least significant bits so that smaller areas can be 
used to get the necessary DNL yield performance and second, the decoding logic circuit 
becomes much more efficient at higher bit levels thus offering improvements in high speed 
applications. However, if we look at the total numbers of gates required to realize both the 
row/column decoder and nested row/column decoders, there is an increase in overall gate 
count, . This increased gate count is due to the simple logic circuits needed at every cell in 
the matrix. Figure 4.4 shows the comparison between gate counts for 8-bit conventional 
binary-to-thermometer, row/column, and nested row/column decoders. 
The advantage of nested row/column decoder can be more evident at the higher 
number of bits. The comparison between a 12-bit row/column decoder and similar nested 
row/column decoder is shown in Figure 4.5. It can seen that the nested row/column decoder 
is nearly 4 times as fast as the row/column decoder but takes about 1.9 times the number of 
gates. 
29 
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Figure 4.4- Comparison between different decoding schemes 
Linear-step Decoding Scheme 
In the previous sections, it is shown that thermometer-coded architectures have better 
DNL yield than binary-coded approaches. A comparison between the combinational logic 
decoder and row/column decoder to implement the binary-to-thermometer decoding is also 
made. To increase the speed of the decoding circuit, a nested row/column decoding scheme 
which is based on row/column decoding scheme is also proposed. However, the total number 
of digital logic gates required to implement either the row/column or nested row/column 
decoder increases with the number of bits in resolution. In the following sections, we will 
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Figure 4.5 - Area and speed requirements for 12-bit row/column and nested row/column 
decoders 
In order to examine a possible way to reduce the requirements for the digital decoder, 
the relationship between the number of current outputs and the number of gates in the 
decoder circuit is analyzed. The number of current outputs in the data converter will be 
defined as the total number of switches with varying number of current values. For an n-bit 
architecture, the total number of outputs N is, 
(4.1) 
We can expend ( 4.1) as, 
k 
N = (2n -1)= 20 + L2m·i ( 4.2.l) 
i=I 
The factors k and m depend on the decoding scheme. For fully thermometer-coded structure, 
k=2n -1 and m=O (4.2.2) 
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Figure 4.6 - Relation between total number of gates and number of outputs 
The total number of output switches in either architecture is equal to k+ 1. To obtain 
the gate count, gate level logic circuit is generated from Verilog code by using Synopsys 
circuit extractor. Figure 4.6 shows the correlation between the number of output switches and 
the number of gates for different bits of resolution in thermometer-coded architecture. It can 
be observed that number of gates is directly related to the number of output switches present. 
It can also be shown that the speed of the decoder is also correlated to k. Figure 4.8 shows 
that, as k gets larger, the number of gates in the critical path becomes large and hence, 
decoding speed becomes slower. 
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Therefore, we can effectively reduce the complexity of the combinational decoding 
logic, and consequently the decoding speed, by lowering the number of output switches used 
in the circuit. In order to do so, we expand ( 4.2.1) in a different way as, 
10000 
~ cu 1000 
u ... 
c 
cu .. .. 
::I 
u 
cu .:: ... 
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N = (2n -1) = 2° + 21 [1 + 2 + 3 + ... + i] 
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Figure 4.7 Comparison of outputs in three different coding schemes 
12 13 
The value k and ai depend on N. The term 8 will be defined as the step value. By 
carefully choosing proper values for k, ai and 8 , any output between 0 and N can be 
realized. Figure 4. 7 shows the comparison among the number of resolution, n, and the total 
number of outputs in binary-weighted coding, thermometer coding and linear-step coding 
with 8 = 2. (4.3) can be interpreted as a thermometer-coded expansion of N with linearly 
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increasing 5 steps. We can prove that the higher number of outputs generally results in a 
longer delay in the decoder circuit. Figure 4.8 shows the relation between the resolution of 
the data converter and the total number of gates in the longest signal path. 
n 
Figure 4.8 - Number of outputs vs. gates in critical path 
The switching sequence in this case is similar to that of a binary-weighted decoder. 
The lower values bits are turned off when a higher value bit is being turned on. However, the 
DNL error in this case is smaller than that of a binary-weighted fashion since the difference 
between the smaller bit values and the highest bit value is smaller than that of in binary-
weighted scheme. We can calculate the standard deviation in DNL oflinear-step decoding by 
using (3.4). Doing so, we will plot the sigma oflinear-step decoding scheme against those of 
binary-weighted and thermometer coded schemes as shown in Figure 4.9. 
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Figure 4.9- Comparison between DNL performances of different decoding schemes 
Multi-segmented Linear-step Decoding Scheme 
We will further try to reduce the DNL error in the linear-step decoding scheme by 
changing the length of occurrence of each 6 step in ( 4.3). Doing so, we will express ( 4.3) as, 
N = (2n -1) = 2° + i · [1+2 + 3 + ... + i] 
= 2°+i.[1+1+1 + ... ] + i. [2 + 2 + 2 + ... ] + ... + i[i + i + i + ... ] 
'---v---' '-v---' '-v----' 
I I I 
I k 
=1+'5·2: 2:J·a; 1 (4.3.1) 
i=l J=l 
We can further modify (4.3) to obtain the 6 value of 4. Then it becomes 
I k 
N=1+2+4L L}·a;1 ,a;1 E{0,1} (4.3.2) 
i=l j=I 
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Using ( 4.3 .1) we can prove that when l is increased, the DNL error is reduced but the 
number of outputs increased. When 8 is increased, the DNL error is increased but the 
number of outputs reduced. By choosing proper l and 8 values, a switching sequence with 
the optimal level of both DNL error and the number of outputs, which means reduced logic 
requirement, can be obtained. Figure 4.10 shows the DNL error comparison between DNL 
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Figure 4.10-Effect of l and 8 on DNL error 
Choosing 8 = l = 4, Figure 4.11 shows the comparison of number of output switches 
between the fully thermometer-coded, fully binary weighted and the multi-segmented linear 
step decoding structures. It can be clearly seen that the multi-segmented linear-step decoding 
scheme can lower the number output switches associated. Also, the number of gates required 
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to realize the structures and the number of gates in the critical path are compared in Figure 
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Figure 4.11 - Number of output switches in different decoding schemes 
Conclusion 
As can be seen in the comparisons, the multi-segmented linear-step decoding scheme 
can reduce the number of output switches and thus lowering the circuit requirement and gate 
delays in the critical path. However, one can examine that due to linearly increasing o, the 
effective DNL performance of the multi-segmented linear-step decoded DAC will be higher 
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Figure 4.13 - Gates in the critical path in different decoding methods 
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CHAPTERS 
A 10-BIT DIGITAL-TO-ANALOG CONVERTER USING MULTI-SEGMENTED 
LINEAR-STEP DECODER 
Overview 
In the previous chapter, various methods of reducing the logic requirement for the 
decoder circuits were discussed. It was shown that using multi-segmented linear-step 
decoding logic can lower the number of gates required. In order to verify the effectiveness of 
the method, a 10-bit DAC has been designed and fabricated in a 0.6 micron technology. 
Architecture Selection 
A current steering approach is selected to realize the DAC as it does not require an 
output buffer which can affect the overall speed of the structure. The top-level block diagram 
is shown in Figure 5 .1. By choosing l = 5 = 4, a total of 46 output switches are necessary in 
the output switch block. The current cell block includes 1059 unity current cells. 
Analog Design Aspects 
Power Consumption 
The dominant part of power consumption lies in the analog current cell part of the 
digital-to-analog converter. As the output switches are differential, the power is being 
consumed by all the cells at anytime regardless of the input value. Therefore, the total power 
consumption of the architecture can be estimated from the analog part as the power 
39 
consumption at the digital decoder is usually negligible due to dynamic nature of the CMOS 
logic cells. The total power consumption can be estimated as, 
~otai ;:::; total number of current cells · I ref • Vdd (5.1) 
In this design, Vdd of 5V is selected and therefore, it is necessary to minimize the total current 
in the design to lower the total power consumption. A total current value of 10 mA takes 
about 50 mW of power. 
1 0- bit Binary Input Signal 
10-bit Multiple - step Decoder 
46 - bit Decoded Signal 
Differential Output Switches 10<4 
Current Sources & references 
Figure 5.1 - Top level block diagram of 10-bit DAC 
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Matching Requirement 
In order to achieve the desired current output from a CMOS transistor in saturation, 
neglecting the channel length modulation factor, the following SPICE Level 1 equation can 
be used. 
(5.2) 
As the gate bias voltage, Vcs, can be fixed as a constant and the transconductance 
parameter, µC0x, and the threshold voltage, VT, are considered as constant values for a 
specific process, the width, W and the length, L are varied to achieve desired current value. It 
can be noted that to minimize the area requirement for the current cells, it would be an ideal 
case to make the minimum width and length dimensions. However, due to random 
mismatches in the process parameters, the current sources have to be designed to offset the 
mismatch errors. 
Based on Pelgrom's model [11], two identically designed MOSFET in saturation with 
a certain overdrive voltage of Vas - Vr , the standard deviation is described as, 
where, 
and 
rr2(V) = Air + S2 D2 
T w ·L VT 
2 (/3) A1 
!!___ = __ /3_ + S2 D2 





Avr and A11 are process dependent constants. 
By using (3.9) and Figure (3.4), we can obtain the minimum cr required to achieve the 
specified yield and INL for n bit resolution. In this case, for 10-bit architecture with 
± 0.5 LSB of DNL for 99% yield, the minimum cr is 0.93%. For Avr and A11 for AMI 0.5 
micron process and using (5.3), (5.3.1) and (5.3.2), the minimum gate area required to 
achieve the matching performance for the above specification is 9.12 µm 2 . 
Gradient Errors 
A wide range of aspects contribute to the gradient errors. Doping and oxide thickness 
variations across the wafer or the voltage drop along the power lines can cause approximately 
linear gradient errors [12]. Temperature gradients and die stress may introduce approximately 
quadratic gradients [13]. As gradient effects tend to introduce serious systematic errors in 
large structures, various switching techniques have been proposed in [7]. In order to optimize 
the signal routing involved with the multi-segmented linear-step decoding, a two-level 
hierarchy switching sequence is used in this work. For 6 = 4 and l = 4, (4.3.2) is used to get 
optimal number of current cells to achieve 10-bit of resolution as follows. As the current 
values are changed with every 4 steps, the current cells are divided into 4 first level quadrants 
as shown Figure 5.2. Also, due to the fact that the current difference is every step is also 4 
Iref, a total of 4 first level quadrants are combined to make a second quadrant as shown in 
Figure 5.3. Finally, a total of 4 second level quadrants are used to achieve the final layout of 
the structure shown in Figure 5.4. 
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Figure 5.3 - Layout of a second level current cell quadrant 
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Figure 5.4 - Layout of the final current matrix 
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Output Impedance 
After matching and gradient error considerations, the finite output impedance of each 
current source is also another factor that can cause errors in the DAC output, [14]. It has been 
shown that the requirement for output impedance is not trivial at high resolution, [7]. One of 
the methods to relax this strict requirement is to use differential outputs with the expense of 
significantly more complex routing requirements. However, even with the differential 
outputs, achieving the level of output impedance for a high resolution DAC is still a 
challenge with a single transistor. Therefore, a cascode stage can be added to effectively 
increase the output impedance, [15]. However, the adding of a cascode stage can limit the 
output signal swing. The current cell design used in the prototype is shown in Figure 5.5. It 





Figure 5.5 - Current Cell 
Decoder 
CLK 
The switch driver, Figure 5.6, limits the signal swing on the output node A and 
therefore, reduces glitches and increase the settling speed. It also keeps the switches in 
saturation region making them as cascode stage for the current cell, and thus increasing the 
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output impedance. The latch synchronizes the digital signals to minimize the timing skew 
associated with different routing delays. 
/,--------------~,~ 
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Figure 5.6 - Switch Driver and Latch 
Digital Design Aspects 
The decoder logic is implemented with Verilog Hardware Description Language 
(Verilog HDL) using behavioral modeling. This model is used for verification simulations 
along with transistor level circuit for analog portion. After verification, the Verilog model is 
extracted with Synopsys to obtain the gate level circuit and description. Then, the layout of 
the decoder circuit is generated using standard cells and gate level description. . 
Simulation and Testing Results 
Prototyping and Simulations 
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The circuit was first simulated in schematic level without parasitic components using 
Spectre to verify the functionality and specifications. After successful schematic level 
verification, the structure is put into layout and extracted with parasitic components. The 
extracted circuit is then simulated again with linearly varying transistor size matching to 
verify the results obtained previously. Figure 5.7 to Figure 5.10 show the simulation results. 
They are obtained with a 10 MHz clock signal with Nyquist rate data signals. 
Figure 5. 7 - INL plot from schematic simulation 
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Figure 5.8 - DNL plot from schematic simulation 
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Figure 5.9 - INL plot from extracted circuit simulation 
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Figure 5 .10 - DNL plot from extracted circuit simulation 
Experimental Results 
A prototype circuit was fabricated through MOSIS Education Program using the AMI 
0.5 micron 3-metal/2-poly process. The chip micrograph is shown in Figure 5.11. The chip 
requires a total area of 0.63 mm2• It can be seen that the digital portion of the design takes 
about one-third of the layout. This is due to limited availability of standard cells, and the 
digital decoder could not be optimized very efficiently. 
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Figure 5.11 - Chip micrograph of a 10-bit Multi-step Linear-step DAC 
Static Performance 
The DNL of the DAC is tested as follows. Digital code k is put in and the 
corresponding analog voltage output V
0 
(k) is measured. Then, digital code k+ 1 is put into 
the DAC and the corresponding analog voltage output V
0
ut (k + 1) is measured. The digital 
code k is then put in again and the analog output V
0 













(k)', then the whole process is repeated until the condition is achieved. By 
doing so, the DNL of all digital codes between 0 and N is determined. Figure 5 .11 shows the 
DNL performance. The highest DNL is ± 0.52 LSB. In the process, the DUT temperature is 
maintained at 25 ± O.l'C using active feedback air thermal stream to minimize thermal 

















Figure 5.12-DNL performance 
The INL of the DAC is also measure as follows. First, V
0 
(k = 0), the output voltage 
at d~gital code k=O and V
0 
(k = N), the output voltage at digital code k=N are measured . 
Then, V
0 
(k), the output voltage at digital code k between 0 and N is measured. The fit line 
across the output at digital code k is then obtained. The output voltages at digital codes k=O 
and k=N are measured again to obtain V
0 
(k = O)' and V
0 
(k = N)'. Then, the slope and the 
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offset of the fit line across the output code k is checked using the new values at k=O and k=N 





(k)' is the fit line output evaluated at code k. Figure 5.13 shows the plot of INL 
error across all input codes. The highest INL error is -1.02/+0.55 LSB. Again, the DUT 
temperature is maintained at 25 ± O.l'C. 
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Figure 5.13 - INL performance 
Dynamic Performance 
The spectral performance of the DAC is determined using FFT method in MATLAB. 


























Table 5.1 - Spectral performance data 
I 
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As digital-to-analog converters are becoming more and more important with various 
signal processing and telecommunication systems, improvements in resolution and speed are 
becoming more critical. The proposed nested row/column decoding scheme can reduce the 
delay in the decoding logic thus offering improvements in speed of operation at the expense 
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of a modest increase in the number of gates. Multi-segmented linear-step decoding logic can 
also be used to reduce the total number of gates and the time delay to moderate levels. A 1 O-
bit current steering DAC was implemented using the multi-segmented linear-step decoding 
logic to validate this approach. It was fabricated in 0.5 micron 3-metaV2-poly process and 
provided anticipated performance at the 10-bit level however the number of samples 
available was not adequate to validate DNL yield potential of the circuit. 
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